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ABSTRACT In this paper, space vector pulse widthmodulation (SVPWM)-based algorithms for a five-phase
open-end load fed from dual matrix converter (DMC) have been proposed. In the presentedmodulationmeth-
ods, the reference output voltage vector is synthesized from two three-to-five phase matrix converters at both
the ends of the load. Depending on the power-sharing of the two MCs, two proposed modulation methods
are defined as equal reference sharing (ERS) and unequal reference sharing (URS). The performance of ERS
and URS for the three-to-five phase DMC drive is compared. Performance comparison is based on the total
harmonic distortion in the output voltages and the percentage of the voltage transferred from the source to
the load, for the full linear modulation index (MI) range. Common mode voltage and zero sequence current
in the load are also discussed. The efficiency of the ERS and URS is compared. It has been observed that
the proposed ERS scheme offers better performance compared with URS for most of the MI values. The
suggested modulation techniques are implemented in MATLAB/Simulink. The hardware setup is developed
and control algorithm is implemented using dSPACE working in conjunction with the FPGA interface board
for practical validation.
INDEX TERMS Dual matrix converter, modulation index, multiphase, open-end load, space vector pulse
width modulation.
I. INTRODUCTION
The multiphase drive system is a viable alternative for high
power industrial applications. Multiphase drive systems are
accompanied with; improved fault tolerance, reduced torque
pulsation, and reduced power converter switch rating. All AC
machines require only two current components (namely d-q)
for independent torque and flux control. An n-phase machine
can continue to operate due to the presence of a rotating
field in the post-fault operation as long as no more than (n-3)
phases are faulted. Most power supply schemes, discussed in
conjunction with both three-phase and multiphase machine
drive systems, are of a so-called single-sided supply type.
This means that the machine has an isolated neutral point
and power converter feeds it from the available terminals.
However, it is also possible to realize the machine supply
system using different schemes. For example, the stator wind-
ings are fully opened from both the ends and two converters
(rather than one) can be used to supply it from both sides.
This structure is known as open-endwinding (OEW)machine
fed from the dual converter. It has been under extensive
investigation [1]–[3]. The OEW machine drive system offers
numerous advantages over a conventional single-sided drive
system. Some of them are: i) each of the converters is rated
to one half of the total power, if both of them share the
power equally, ii) there is a possibility for CMV reduction
(for isolated dual supply system only) iii) fault tolerance is
improved due to power converter supply redundancy [4], [5].,
iv) multilevel output is achieved and the number of levels in
the output voltage can be varied by changing the DC link
voltage ratio (if inverters are used). Though, OEW drive can
have some shortcomings, such as [6], [7]: zero sequence
current might flow in the winding of the machine due to
the zero sequence voltage. Moreover, a complex power con-
verter is required which has more circuit gate drives and
more power electronics devices, etc. A comparative study
of the open-end topology has been done with equivalent
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TABLE 1. Comparison of five-phase DMC with the same power rated existing topologies.
existing converter topologies and results are organized in
Table 1 [8]–[10].
Typically, two power supplies that have been considered
with OEW topology are of either inverter [11]–[13] or an MC
type [14]–[17]. The number of levels of the two supplying
converters can be the same or different, with two isolated or
non-isolated feeding sources. These combinations of supply
systems are all available in the literature [11]–[17]. How-
ever, one should note that only a few works have been pub-
lished in conjunction with multiphase OEW configuration,
based on the DMC supply. Recently, three-to-five phase MC
based OEW drive system is presented in [16]–[18], aiming
to enhance the power transfer and generate sinusoidal output
with reduced total harmonic distortion (THD).
Circulating currents have been observed in open-end load
system because of the power semiconductor device voltage
drops and the use of dead time operation between phase tran-
sitions [18]. In this paper, a five-phase open-end load configu-
ration is obtained by connecting a simple three-to-five phase
MC at each side of the load. Both the MCs were supplied
from a common three-phase source. In such a configuration,
it is essential to eliminate the CMV that is inevitably created
by usual PWM control strategies [19], [20]. Some literature
reported on these issues of circulating currents and CMV
cancellation in the OEW fed by dual inverters [18]–[21], and
by DMCs [22], [23]. However, the main focus of this paper is
not the CMV and circulating currents, but to get the optimum
condition for sharing the power of both MCs by controlling
the reference voltage space vectors and analyze the system.
In this paper, a single-sided three-to-five phase MC is
extended to dual three-to-five phase MC. To control the MC,
an indirect approach is adopted in which MC is considered
as a combination of a three-phase rectifier and five-phase
inverter without the DC link capacitor. In the inverter stage,
the reference voltage vectors are controlled on the basis of
the power-sharing of the load. The power-sharing can be
done in two ways, either it is divided equally or unequally
between two MCs. Hence, they are named ERS and URS
scheme. In the ERS scheme, both MCs are modulated with
the same voltage reference. Whereas, in the URS scheme,
both of theMCs share the output voltage reference unequally.
The pattern of reference sharing is explained in section III.
The objective of themodulation is to find the condition for the
maximum output voltage transferred to the load. In the DMC
control schemes, the output voltage is obtained to 150% of
the input voltage. The proposed SVPWM strategies choose
the converter switching sequences by preferring the space
vectors in the first d-q plane and eliminating the effects of
the vectors in the x-y plane. The algorithm is tested with a
five-phase open-ended R-L load. The performance of ERS
and URS for three-to-five phase DMC is compared with each
other. Simulation and experimental results are presented for
the verification of the proposed schemes.
II. SVPWM CONTROL STRATEGY FOR THREE-TO-FIVE
PHASE MATRIX CONVERTER
The output voltage vo and the input current ii are taken as
reference quantities in the control of an MC. Since the input
phase voltage vector ei is imposed by the source voltages and
is also known by measurements, the control of φi (displace-
ment angle between voltage and current) can be achieved by
controlling the phase angle αi of the input current vector [24].
The input reference current angle from the d-axis of the input
current space vector is αi.
A. SPACE VECTOR PWM CONTROL OF INPUT CURRENT
The space vector diagram of the input currents, obtained from
equation (1), is shown in Fig. 1.
ii =
2
3
(
ia + κib + κ
2ic
)
, κ = ej
2pi
3 (1)
There are nine possible switching combinations that gener-
ates nine different space vectors. These space vectors are
spanned over six sectors (S1. . .S6). In Fig. 1(a), a, b and c
indicate the input phases of the converter. Fig. 1(b) shows the
sector S1 that span from −30◦ to 30◦. The input reference
current is determined by the two neighboring current vectors.
Thus, input reference current in sector S1 can be decomposed
along two adjacent space vectors iγ andiδ .
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FIGURE 1. Three-to-five phase indirect matrix converter, (a) input current
space vectors (b) generation of reference current for sector I.
The duty ratios of current space vectors of the rectifier
stage can be expressed as:
dγ =
Tγ
Ts
= mr × sin
(pi
3
− αi
)
(2)
dδ =
Tδ
Ts
= mr × sin (αi) (3)
d0 =
T0
Ts
= 1− dγ − dδ (4)
where Ts is the switching period, Tϒ and Tδ are the time
of operation, dϒ and dδ are the duty ratio of current vectors
Iϒ and Iδ , respectively. The MI of the rectifier stage (mr ) is
defined by equation (5). In equation (5), Idc is the current of
fictitious DC bus.
0 ≤ mr = Ii/Idc ≤ 1 (5)
B. SPACE VECTOR PWM CONTROL OF OUTPUT VOLTAGE
Output line voltage space vector is defined by:
Vo =
2
5
(vAB + ζvBC + ζ
2vCD + ζ
3vDE + ζ
4vEA) (6)
For the voltage in the d-q plane, ζψ = ej
2piψ
5 , ψ ∈ 1, 2, 3, 4,
whereas for the x-y plane ζψ = ej
4piψ
5 . The space vectors
Vdq and Vxy are shown in Fig. 2(a) and 2(b), respectively.
There are 30 active and 2 zero vectors forming three con-
centric decagons. It can be divided into ten distinct equally
spaced sectors named sector I to sector X. The outer decagon
contains vectors called ‘large’ vectors; the medium decagon
is formed by ‘medium’ vectors and the inner decagon is
formed by ‘small’ vectors. The respective lengths of the
output line voltages are Vl arg e = 0.763p.u.,Vmedium =
0.472p.u.,Vshort = 0.292 p.u.. The reference voltage space
vector V ∗ at an angle of αo is shown in Fig. 2(c). The refer-
ence output voltage in sector I can be decomposed along the
two adjacent space vectors. These are denoted by V ′ and V ′′.
Out of 6 voltage space vectors in sector I, two are small
(V1, V2), two are medium (V11, V12) and two are large length
vectors (V21, V22). Among these, two vectors (V11, V21) are
selected along V ′ and (V12, V22) are selected along V
′′ for
the synthesis of the reference output voltage.
FIGURE 2. (a) Output voltage space vectors in the d-q plane, (b) Output
voltage space vectors in the x-y plane, (c) Example of the reference
voltage for sector I, (d) Minimization of x-y voltage components in
sector I.
To achieve the minimum x-y effect in the output voltage,
the selection of voltage vectors with their operation time is
explained with the help of Fig. 2(d). The large vector with 0◦
angles is having a small length x-y component in the direction
of 180◦. Similarly, it is shown for all four active vectors.
By proper adjustment of voltage × time (V × t) application
of vectors, the effect of the x-y component can be eliminated,
i.e. a large vector which causes smaller x-y is operated for
longer than the medium vector. The operation time is shared
as V21 × t21 = V11 × t11.
Assuming the time of application of a reference vector
projected onto V ′ is Tα and onto V
′′ is Tβ and the zero vector
application time is T0 (where the total switching period is Ts),
one can write:
V ∗ × Ts = Vα × Tα + Vβ × Tβ + V0 × T0 (7)
In Cartesian form, it can be re-written as:∣∣V ∗∣∣ (cos (α0)+ j sin (α0))Ts
= |Vα| (cos (0)+ j sin (0))Tα
+
∣∣Vβ ∣∣ (cos (pi
5
)
+ j sin
(pi
5
))
Tβ (8)
By equating real and imaginary parts on the left and
right-hand sides of the equation, and generalizing the equa-
tion for all sectors equations (9)-(11) can be obtained. In these
equations, k is the sector number that can vary from 1 to 10.
Tα =
|V ∗| sin
(
k pi
5
− α0
)
|Vl | sin
(
pi
5
) Ts (9)
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TABLE 2. Switching sequence and their commutations (blue circles) in a
switching cycle in sector I.
Tβ =
|V ∗| sin
(
α0 − (k − 1)
pi
5
)
|Vl | sin
(
pi
5
) Ts (10)
T0 = Ts − Tβ − Tα (11)
To produce zero average voltage vectors in the x-y plane,
the application time of the large and medium length voltage
vectors are calculated from Tα,Tβ and presented as TαL ,TβL .
TαL
TαM
=
TβL
TβM
=
VL
VM
= x = 1.618 (12)
TαL =
|V ∗| sin
(
k pi
5
− α0
)
|VM | sin
(
pi
5
) ( x
1+ x2
)
Ts (13)
TβL =
|V ∗| sin
(
α0 − (k − 1)k
pi
5
)
|VM | sin
(
pi
5
) ( x
1+ x2
)
Ts (14)
TαM =
|V ∗| sin
(
k pi
5
− α0
)
|VL | sin
(
pi
5
) ( x
1+ x2
)
Ts (15)
TβM =
|V ∗| sin
(
α0 − (k − 1)k
pi
5
)
|VL | sin
(
pi
5
) ( x
1+ x2
)
Ts (16)
T0 = Ts − TβL − TαL − TβM − TαM (17)
One possible switching pattern for sector I of the output volt-
age of the MC, with the switching commutations, is shown
in Table 2, where the corresponding output line voltages are
also shown. It is observed that total switching commutations
in a switching cycle are 10, irrespective of sectors.
The dwell times of different space vectors used for the
implementation of SVPWM is the same in both of the control
techniques of theDMC. The only difference is that the voltage
reference for MC2 is 180◦ shifted in phase from the MC1.
Though, in the rectification stage, input current reference
remains the same for both MCs.
III. SVPWM CONTROL STRATEGY FOR DUAL
THREE-TO-FIVE PHASE MATRIX CONVERTER
The proposed control schemes are shown in Fig. 3. The
reference voltage applied in the modulation is apportioned
FIGURE 3. Topology and control for Dual Matrix Converter, (a) DMC fed
five-phase open-end load, (b) ERS and (c) URS scheme.
according to the MI. These modulation concepts were intro-
duced for voltage source inverter fed multiphase OEW drives
topologies in [20]. With this modulation method, the load is
supplied with a double of the maximum MI of a single MC.
For a single three-to-five phase MC, it is calculated below in
the equations (18)-(20).
The modulation of the rectifier stage (mr ) varies with the
input current reference angle αi in a sector. The voltage
transfer to the output of the rectifier is given by (18) [26].
The maximum possible value of mr is:
mr =
3
2
1
cos (αi)
∣∣∣∣
min
= 1.5 (18)
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The maximumMI of the inverter stageminv can be calculated
as [27]:
minv =
sin (pi/5) (L + 0.618M)
2 sin (pi/10) cos (α0) (1.618)
∣∣∣∣
max
= 0.5257 (19)
whereM and L are themedium and large length of the voltage
space vector, αo is the reference output voltage angle in a
sector that varies from 0◦ to 36◦. The factor 0.618 comes from
the time of operation ofM and L length vectors to cancel the
x-y effect of voltage space vectors, i.e. due to the allocation
of 61.8%more dwell time to a large space vector compared to
a medium length space vector. Thus, a zero average voltage
is produced in the x-y plane. The MI of MC is defined as
a product of the modulation indices of the rectifier and the
inverter stage and can be calculated as:
m3−5 = mr × minv = 1.5× 0.5257 = 0.7886 (20)
The MI for the two modulators denoted as g1 and g2. If the
maximum MI for each MC is assumed to be 1 (p.u.), then
DMC will be able to operate up to MI value of 2 units. This
would be the maximum possible value of total MI g. The
reference output voltage vector can be synthesized in two dif-
ferent ways: i) reference voltage is divided equally between
the two MCs to control the output voltage of the inverting
stages – ERS scheme, ii) reference voltage is divided in such
a way that up to the full linear modulation range of the first
one i.e. up to 1 p.u. (maximum value of g1), only MC1 is
operated. If the MI of DMC exceeds this value (i.e. if g > 1),
then the secondmatrix converter (MC2), becomes operational
with the exceeding value of theMI (g2 = g – 1). This is called
URS scheme. Note that, there is no change or difference in the
operation of the rectifier stage for both schemes. Values of g1
and g2 for ERS and URS control scheme can be mathemati-
cally defined as:
0 ≤ g ≤ 2→
{
g1 = g/2
g2 = g/2
ERS (21)
0 ≤ g ≤ 1→
{
g1 = g
g2 = 0,
1 ≤ g ≤ 2→
{
g1 = 1
g2 = g− 1
URS (22)
In Fig. 3, two MCs are denoted with indices 1 and 2. Legs
of MCs are represented with their suffix 1 and 2 following the
leg name A, B, C, D, and E.
Voltage space vectors of the inverter stage of the two MCs,
in the d-q planes, are determined as:
Vd1q1 =
2
5
(
vA1 + ζvB1 + ζ
2vC1 + ζ
3vD1 + ζ
4vE1
)
Vd2q2 =
2
5
(
vA2 + ζvB2 + ζ
2vC2 + ζ
3vD2 + ζ
4vE2
)
(23)
FIGURE 4. Synthesis of five-phase output voltage space vectors for the
open-end load.
The dual-sided space vectors are obtained by using
equation (24).
Vdq =
2
5
(
vA1 + ζvB1 + ζ
2vC1 + ζ
3vD1 + ζ
4vE1
)
−
2
5
(
vA2 + ζvB2 + ζ
2vC2 + ζ
3vD2 + ζ
4vE2
)
(24)
where ζ = ej
2pi
5 .
The two sets of output voltage space vectors for MC1 and
MC2 are shown in Fig. 4, in blue and green color, respec-
tively. The obtained sets of space vectors are shown by red
color. The generated voltages of MC1 and MC2, i.e. VA1
and VD2 results a DMC voltage vector VA1D2. Both vectors
are summed up and considering the maximum length of the
individual space vectors for each MC. The resultant positions
are shown in Fig. 4. The resulting output voltage vectors are
shown in red color.
IV. COMMON MODE VOLTAGE AND ZERO SEQUENCE
CURRENT IN THREE-TO-FIVE PHASE DUAL
MATRIX CONVERTER
A. COMMON MODE VOLTAGE
In the case of DMC based open-end loads, the CMVs are
generated at both of the load terminals [17]. The CMV at
MC1, MC2, and DMC can be expressed as:
VCM1 =
VA1 + VB1 + VC1 + VD1 + VE1
5
(25)
VCM2 =
VA2 + VB2 + VC2 + VD2 + VE2
5
(26)
VCM = VCM1 − VCM2 (27)
In a single-sided supplied load, the CMV is defined as a
voltage between the load neutral point and the ground of the
source. In the case of an OEW, there is no common point at
the load. Therefore, for measurement purpose, a very high
shunt resistances are connected at the output of each MC
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FIGURE 5. Simulation results for five-phase dual MC at g = 1.4. Output phase volatge (VA1A2) with its spectrum for (a) ERS and (b) URS, and filtered
source current with harmonic spectrum (c) ERS and (d) URS.
in star. The voltage between the created neutral points at
MC1 and the ground of the source representsVCM1. Similarly,
the voltage VCM2 on MC2 can be measured. The difference
between these two voltages gives the overall CMV [17].
B. ZERO SEQUENCE CURRENT IN THREE-TO-FIVE
PHASE DMC
Due to a common source at both ends, inevitably a zero
sequence current path will be developed from one side of the
load terminal to the other [18]. The zero sequence current will
flow through the closed path created by the open-end load and
DMCs. The flow of this current can be measured by simply
passing five-phase cables through a single current probe. As a
result, the current measured is the sum of these five currents:
ig = iA + iB + iC + iD + iE = 5i0 (28)
where, ig is the ground current, i0 is a zero sequence current
and iA, iB, iC , iD, and iE are five-phase load currents.
V. SIMULATION RESULTS
The modulation method is implemented as for indirect MCs.
However, the rectifier and the inverter stage used space vec-
tors can be combined in a simple way to control the direct
MCs [25]. Hence, the six switching pulses for control of the
rectifier switches and ten switching pulses for control of the
inverter switches are mapped to control fifteen switches of
the direct MC. Thus a direct MC output voltage is obtained
only when the inverter leg ‘A’ upper switch and the rectifier
TABLE 3. Simulation parameters.
leg ‘a’ upper switch are ON, or the inverter leg ‘A’ lower
switch and the rectifier leg ‘a’ lower switch are ON. In this
case, the input phase ‘a’ will be connected to the output ‘A’
of the MC. Similarly, inverter leg ‘A’ is applied AND/OR
logic operation with the rectifier legs ‘b’ and ‘c’. If similar
conditions are fulfilled, the MC phase output will be directed
to the input phase ‘b’ or ‘c’. In this way, any of the three
input phases can be linked to the output phase ‘A’ of the MC.
Among three input phases, only one at a timewill be passed to
the output phase of theMC. The same strategy is followed for
output phases ‘B’ ‘C’ ‘D’ and ‘E’. In this way, in simulation
as well as in the laboratory, direct MC is controlled using the
indirect MC control approach.
A simple R-L load is considered to validate the control
schemes for the DMCs. Simulation parameters are shown
in Table 3. For both ERS and URS scheme the system is run
at g = 1.4 per unit. For ERS scheme the reference voltages
are generated with g1 = 0.7 and g2 = 0.7. The output
voltage is double that of each MC output. For URS scheme,
the same reference voltage is chosen. However, in this case,
12312 VOLUME 7, 2019
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FIGURE 6. Three-to-five phase matrix converter. (a) Vd−q and Vx−y
(b) Id−q and Ix−y.
MC1 operates at its maximum limit (i.e. at 1.0), and the
remaining value of g, i.e. 0.4, is used for g2 to generate
the reference voltage. Theoretically, the total voltage across
the OEW should remain the same. However, it is different for
both schemes. For ERS scheme, it is 115.3 V whereas, for
URS scheme, it is 109.6 V. The simulation waveforms are
shown in Fig. 5.
The effectiveness of the schemes is observed by the nature
of the waveforms and the voltage transfer ratio. The phase
voltage with its harmonic spectrum, for both modulation
methods, is shown in Fig. 5(a) and 5(b). There are large
switching harmonic components that appear as sidebands in
the vicinity of the multiple of switching frequency. The input
current is shown in Fig. 5(c) and 5(d), has very small low-
order harmonics.
VI. EXPERIMENTAL RESULTS
For validation and testing a three-to-five phase DMC, the
prototype is developed in the laboratory. The control code
is developed in Simulink and built into dSPACE 1006,
employed in combination with FPGA board DS 5203.
A dead-band of 2µs is implementedwith a help of an external
FPGA board programmed in VHDL.
FIGURE 7. Experimental results for five-phase DMC source current with
spectrum at f = 25 Hz and g = 1.4 [X-axis: 10ms/div, Y-axis: 2 A/div].
(a) ERS (b) URS.
Five-phase output voltage and currents in d-q and x-y
planes are shown for three-to-five phase single-sided MC,
in Fig. 6. Where the effect of x-y voltage is being eliminated
in a sample time using the approach discussed in section IB.
That is why current in the x-y plane is almost zero.
Fig. 7(a) and 7(b) show the input current waveforms, along
with FFT spectra for an open-end R-L load at an input fre-
quency of 50Hz and totalMI g = 1.4 units. It can be observed
that the 5th harmonic are the most contributing to the THD
expressed in the input current spectrum. The low pass filter
with a cutoff frequency of 1600 Hz is applied.
Fig. 8(a) and 8(b) show the output voltage waveforms,
along with FFT spectra at an operating frequency of 25 Hz
and total MI g = 1.4 units. It can be observed that the
5th and 11th harmonic are the most contributing to the THD.
5th harmonics are due to the zero sequence component which
causes a circulating current in the windings. ERS and URS
scheme is operated under the same experimental conditions.
Theoretically, the overall voltage across the load should
remain the same. However, in the practice, it is slightly
different and for ERS V1 = 117.63 V, while for URS
V1 = 111.95 V, i.e. the output voltage in case of URS is lower
when compared with ERS case.
In Fig. 9(a) and 9(b), the balanced operation of DMC is
shown through the load currents. Load phase current with its
VOLUME 7, 2019 12313
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FIGURE 8. Experimental results for five-phase DMC following ERS and URS scheme at f = 25 Hz and g = 1.4. (a) and (b) Output phase
volatge (VA1A2) with spectrum.
FIGURE 9. Experimental results for five-phase dual MC following ERS and URS scheme at f = 25 Hz and g = 1.4. (a) and (c) Balanced load currents
[X-axis: 20ms/div, Y-axis: 1A/div] (c) and (d) Phase A load current with harmonic spectrum [X-axis: 20ms/div, Y-axis: 1A/div].
spectrum is shown in Fig. 9(c) and 9(d) for both proposed
schemes.
CMV for both modulation schemes is measured with
the use of star connected large resistors as explained
in section IVA. The respective waveforms are shown in
Fig. 10(a) and 10(b), where, VCM1, VCM2, and VCM repre-
sents the CMV for MC1, MC2 and the difference between
these two, respectively. It is observed that the peak value of
the overall CMV and the number of levels are the same for
both reference sharing schemes. It is seen that the peak value
is 142 V, which is equal to the peak of the input phase voltage.
Zero sequence current is measured and presented
in Fig. 10(c) and 10(d) for ERS and URS, respectively. It is
observed that in both modulation schemes, the zero sequence
current is present. It is calculated by adding all line currents
together. The current probe is giving the measured value
in mV that is 10 mV/ 1A.
The measured value for ERS is 129.283 mV which cor-
responds to 129.283/100 A. Based on (29) this is equal to
5I0. Hence, I0 for ERS is 0.02586 A. Similarly, for URS
I0 = 0.0264 A.
Note that the dead-time effect or any other nonlinear
effects were not considered in the simulation. Some small
differences between simulation and experimental can be
observed in the current and voltage spectra. These are a conse-
quence of the non-ideal nature of the experimental conditions
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FIGURE 10. Five-phase open-end load fed from DMC and controlled by ERS and URS scheme at f = 25 Hz and g = 1.4. (a) and (b) Common mode
voltage (c) and (d) Zero sequence current.
(dead-time effect etc.).Overall the experimental and simula-
tion results agree well.
VII. PERFORMANCE ANALYSIS AND DISCUSSION
This section discusses the performance of the control tech-
niques, based on the output voltage, THD and the converter
efficiency at different modulation indices.
A. VOLTAGE TRANSFER TO THE LOAD
A generalized equation of the output voltage as a function of
MI is derived. The generalized equation is a linear combina-
tion of known output function, and it is given as:
v0 =
N∑
j=1
cjvj(g1, g2) (29)
where, v0 is the output voltage from the DMC. The scaling
coefficients cj can be determined by the least square method
while considering vj(g1, g2) ≈ yj, where g1 and g2 are nor-
malized modulation indices for MC1 and MC2, respectively.
The number of samples is represented with j, and N is the
total number of samples in the experiment. The error from the
best-fitted equation in the ith sample is denoted as ei. Error ‘e
′
can be described as:
ei = yi − v(g1, g2) (30)
The coefficient cj is determined such that the second norms
of (31), i.e. ‖e‖2 is minimized and the following expression
is obtained:
‖e‖2 = ‖y− Bc‖2
B =


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1
1, g
1
2) v2(g
1
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1
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1
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1
2)
v1(g
2
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2
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2
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2
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2)


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...
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 and y =


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...
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
 (31)
The coefficient of determination (R2) which determines the
accuracy is given by:
R2 = 1−
‖e‖22
n∑
i=1
(yi − y¯)2
(32)
VOLUME 7, 2019 12315
K. Rahman et al.: Performance Analysis of a Three-to-Five Phase DMC Based on SVPWM
FIGURE 11. Dual matrix converter (a) Output voltage (V0) calculated at different MI of MC1 and MC2 (b) Output voltage (V0) transferred to the load.
FIGURE 12. Dual matrix converter (a) THD in output voltage (b) Efficiency curve.
Subsequently going through the equations (29)-(32), the rela-
tionship between the output voltages with different modula-
tion indices, can be given as:
vo = 33.08+ 132.8g1 + 94.06g2 − 56.15g
2
1
−26.23g1g2 − 22.48g
2
2 (33)
This equation represents the degree of accuracy,
R2 = 0.9991. Fig. 11(a) shows the output voltage as a
function of modulation indices g1, g2 which is obtained
within the defined limit (33). It is an indication of the voltage
transfer for various combinations of g1 and g2. Fig. 11(b)
represents the output voltage for DMC at different MI. The
simulations and experiments produce practically the same
values. It is observed from the Fig. 11(a) and 11(b) that the
voltage transferred is higher in the case of ERS.
B. TOTAL HARMONIC DISTORTION IN OUTPUT VOLTAGE
The THD in the output voltage is mainly due to the switch-
ing frequency harmonics and its sidebands. Output volt-
age THD, for both ERS and URS scheme, is compared
in Fig. 12(a). It is observed that ERS has significantly lower
THD when compared to its counterpart. For example, at MI
of 1.2, ERS has 13.3% THD whereas URS has 16.2% THD.
Note that the experimentally measured output voltage THD
is slightly higher, which is a consequence of the dead-time
and other non-idealities, which have not been considered in
the simulation.
C. CONVERTER EFFICIENCY
For the efficiency calculation, the power at the three-phase
input and at the five-phase output of the MC is calculated for
the full MI range. The efficiency and the input and output
powers are calculated as:
ηconv =
Pout
Pin
Pin =
VinIin∑
in=a,b,c
cos(ϕi)
Pout =
Vout Iout∑
out=A...E
cos(ϕo) (34)
Vin, Iin and ϕi are input voltage, current and input power
factor angle, respectively. The operation is maintained at
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almost zero power factor angle. Vout , Iout and ϕo are out-
put voltage across the open-end phase, current and output
power factor angle, respectively. Fig. 12(b) shows the exper-
imentally tested efficiency of the three-to-five phase DMC.
It shows that ERS is more efficient as compared to the URS
scheme. The reason behind this is the higher voltage transfer
and lower harmonic losses in ERS.
VIII. CONCLUSION
In this paper, the output voltage of the DMC is controlled by
two proposed SVPWM schemes. These two schemes are ana-
lyzed for a five-phase open-end load. A generalized equation
for the DMC output voltage is derived in a linear range of MI.
The performance of both the proposed schemes is compared
with each other. Parameters considered for performance com-
parison are the THD in output voltage, voltage transferred
from source to load and the efficiency of the MC. All these
parameters were compared for a full linear range of MI. The
result shows that THD in DMC controlled by ERS scheme is
lower than URS scheme. In addition to this, higher voltages
are transferred to the loads in the case of ERS. It is valid
for a large range of MIs. The converter efficiency is slightly
higher for ERS when compared to the URS scheme. Near
to the maximum MI, both schemes are delivering the same
voltage to the load that is nearly 150% of input phase voltage.
Consequently, the ERS scheme is better than the URS scheme
for open-end load system in full linear range of operation of
DMC. The simulation and experimental results are in very
close agreement.
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